CLAIMS

Therefore, having thus described the invention, at least the following is claimed:

1	1.	An interleaved generalized convolutional encoder, comprising:	
2	(a)	a node, the node being capable of receiving a data input, the data input	
3	being a portion of a data symbol;		
4	(b)	a memory element, the memory element being capable of storing a	
5	plurality of p	rior data inputs, the prior data inputs being a portion of each of a plurality of	
6	prior data sy	mbols, the plurality of prior data inputs being subjected to a variable time	
7	delay; and		
8	(c)	a plurality of logic calculators,	
9		(i) a portion of the plurality of logic calculators being capable of	
10		receiving a coefficient input,	
11		(ii) the plurality of logic calculators including one or more final logic	
12		calculators, the one or more final logic calculators being capable of	
13		generating an output,	
14		(A) the output being based on the data input, the plurality of	
15		prior data inputs, the plurality of logic calculators, the coefficient	
16		input, and the variable time delay.	
1	2.	The encoder of claim 1, wherein the data input is a portion of a PAM	
2	symbol.		
1	3.	The encoder of claim 1, wherein the data input is processed by a serial to	

parallel converter prior to entering the encoder.

- 1 4. The encoder of claim 1, wherein the plurality of prior data inputs are each 2 a portion of a PAM symbol.
- 1 5. The encoder of claim 1, wherein the variable time delay is a plurality of 2 unit time delays.
- 1 6. The encoder of claim 1, wherein a receiver sets the variable time delay.
- The encoder of claim 1, wherein a receiver dynamically sets the variable time delay.
- 1 8. The encoder of claim 7, wherein the variable time delay is based on the quality of a transmission path between a transmitter and the receiver.
- 1 9. The encoder of claim 7, wherein the variable time delay is based on noise 2 affecting the transmission of data between a DTE and the receiver.
- 1 10. The encoder of claim 1, wherein the variable time delay is three bauds.
- 1 11. The encoder of claim 1, wherein the plurality of logic calculators includes 2 a plurality of binary exclusive-OR gates and a plurality of binary AND gates.
- 1 12. The encoder of claim 1, wherein the output is processed by a mapper after 2 exiting the encoder.
- 1 13. The encoder of claim 1, wherein the plurality of logic gates are 2 implemented with firmware.

- 1 14. The encoder of claim 1, wherein the encoder is implemented with software
- 2 that is executed with a processor.
- 1 15. The encoder of claim 1, wherein the variable time delay is implemented by
- 2 a reference code of A=212124 octal and B=1202401 octal.

1	16.	An interleaved generalized convolutional encoder, comprising:
2	(a)	a variable time delay element;
3	(b)	a switch;
4	(c)	a plurality of convolutional encoders being capable of receiving a data
5	input, the data	a input being a portion of a data symbol, wherein the data input is received
6	by the switch	and directed to one of the plurality of convolutional encoders based on the
7	variable time	delay element;
8	(d)	the plurality of convolutional encoders being capable of storing a plurality
9	of prior data	inputs, the prior data inputs for any one of the convolutional encoders being
10	a portion of	each of a plurality of prior data symbols directed to the one of the
11	convolutional	encoders, the plurality of prior data inputs being subjected to a unit time
12	delay; and	
13	(e)	a plurality of logic calculators associated with each of the plurality of
14	convolutiona	l encoders,
15		(i) a portion of the plurality of logic calculators being capable of
16		receiving a coefficient input,
17		(ii) the plurality of logic calculators including at least one final logic
18		calculator, the at least one final logic calculator being capable of
19		producing an output,
20		(A) the output being based on the data input, the plurality of
21		prior data inputs, the plurality of logic calculators, the coefficient
22		input, and the variable time delay element.

1 17. The encoder of claim 16, wherein the data input is a portion of a PAM 2 symbol.

- 1 18. The encoder of claim 16, wherein the data input is processed by a serial to 2 parallel converter prior to entering the switch.
- 1 19. The encoder of claim 16, wherein the plurality of prior data inputs are each 2 a portion of a PAM symbol.
- 1 20. The encoder of claim 16, wherein a receiver sets the delay associated with 2 the variable time delay element.
- 1 21. The encoder of claim 16, wherein a receiver dynamically sets the delay 2 associated with the variable time delay element.
- The encoder of claim 21, wherein the delay associated with the variable time delay element is based on the quality of a transmission path between a transmitter and the receiver.
- The encoder of claim 21, wherein the delay associated with the variable time delay element is based on noise affecting the transmission of data between a DTE and the receiver.
- 1 24. The encoder of claim 16, wherein the delay associated with the variable 2 time delay is three bands.
- 1 25. The encoder of claim 16, wherein the plurality of logic calculators 2 includes a plurality of binary exclusive-OR gates and a plurality of binary AND gates.

2

3

- 1 26. The encoder of claim 16, wherein the output is processed by a mapper 2 after exiting the encoder.
- The encoder of claim 16, wherein the plurality of logic gates are implemented with firmware.
- 1 28. The encoder of claim 16, wherein the encoding system is implemented 2 with software that is executed with a processor.
- 29. A method of converting a non-interleaving convolutional encoder defined by a reference code of ten or fewer coefficients into an interleaving generalized convolutional encoder, comprising inserting a zero coefficient between the coefficients defining the non-interleaving convolutional encoder.
 - 30. The method of claim 29, wherein the reference code of A=212124 octal and B=1202401 octal is used to define the interleaving generalized convolutional encoder.

- 1 31. A system for encoding information, comprising:
- 2 (a) first means for receiving a data input, the data input being a portion of a data symbol;
- 4 (b) second means for variably delaying a plurality of prior data inputs, the 5 plurality of prior data inputs being a portion of each of a plurality of prior data symbols;
- 6 (c) third means for storing the variably delayed plurality of inputs;
- 7 (d) fourth means for performing logic calculations;
- 8 (e) fifth means for receiving a receiver input; and
- 9 (f) sixth means for producing an output, wherein the output is based on the 10 operation of the first means, the second means, the third means, the fourth means, and the 11 fifth means.
- The system of claim 31, wherein the data input is a portion of a PAM symbol.
- 1 33. The system of claim 31, wherein the plurality of prior data inputs are each 2 a portion of a PAM symbol.
- 1 34. The system of claim 31, wherein a receiver determines the value of the variable delay of the means for variably delaying a plurality of inputs.
- 1 35. The system of claim 31, wherein a receiver dynamically determines the value of the variable delay of the means for variably delaying a plurality of inputs.
- 1 36. The system of claim 35, wherein a value of the variable delay is based on 2 the quality of a transmission path between a transmitter and the receiver.

- 1 37. The system of claim 35, wherein a value of the variable delay is based on 2 noise affecting the transmission of data between a DTE and the receiver.
- 1 38. The system of claim 31, wherein a value of the variable delay is three 2 bauds.
- 1 39. A method for interleaving and convolutionally encoding data, the method comprising:
- 3 (a) receiving a data input, the data input being a portion of a data symbol;
- 4 (b) storing a plurality of prior data inputs, the prior data inputs being a portion 5 of each of a plurality of prior data symbols;
- 6 (c) variably delaying the stored plurality of data inputs;
- 7 (d) receiving a coefficient input from a receiver;
- 8 (e) performing logic calculations on the received data input, the variably 9 delayed and stored plurality of data inputs, and the coefficient input; and
- 10 (f) producing an output based on the performance of the logic calculations.
- 1 40. The method of claim 39, wherein the data input is a portion of a PAM 2 symbol.
- 1 41. The method of claim 39, wherein the data input is received from a serial to 2 parallel converter.
- 1 42. The method of claim 39, wherein the plurality of prior data inputs are each 2 a portion of a PAM symbol.

- 1 43. The method of claim 39, wherein the amount of variable delaying is 2 dynamically determined by a receiver.
- 1 44. The method of claim 43, wherein the amount of variable delaying is based 2 on the quality of a transmission path between a transmitter and the receiver.
- The method of claim 43, wherein the amount of variable delaying is based on noise affecting the transmission of data between a DTE and the receiver.
- 1 46. The method of claim 39, wherein the amount of variable delaying is three 2 bauds.
- 1 47. The method of claim 39, wherein the step of performing logic calculations 2 is accomplished using a plurality of binary exclusive-OR gates and a plurality of binary 3 AND gates.
- 1 48. The method of claim 39, wherein the method is accomplished with 2 firmware.
- 1 49. The method of claim 39, wherein the method is implemented using 2 software that is executed with a processor.

10

11

12

- 1 50. A computer readable medium for encoding information, comprising:
- 2 (a) logic for receiving a data input, the data input being a portion of a data 3 symbol;
- 4 (b) logic for variably delaying a plurality of prior data inputs, the plurality of prior data inputs being a portion of each of a plurality of prior data symbols;
- 6 (c) logic for storing the variably delayed plurality of prior data inputs;
- 7 (d) logic for performing logic calculations;
- 8 (e) logic for receiving a coefficient input; and
 - (f) logic for producing an output, the output being based on the operation of the logic for receiving a data input, the logic for variably delaying a plurality of prior data inputs, the logic for storing the variably delayed plurality of prior data inputs, the logic for performing logic calculations, and the logic for receiving coefficient input.
- 1 51. The system of claim 50, wherein the data input is a portion of a PAM 2 symbol.
- 1 52. The system of claim 50, wherein the plurality of prior data inputs are each 2 a portion of a PAM symbol.
- 1 53. The system of claim 50, wherein a receiver determines the value of the variable delay of the logic for variably delaying a plurality of prior data inputs.
- The system of claim 50, wherein a receiver dynamically determines the value of the variable delay of the logic for variably delaying a plurality of prior data inputs.

3

4

5

6

7

8

9

- The system of claim 54, wherein a value of the variable delay is based on the quality of a transmission path between a transmitter and the receiver.
- The system of claim 54, wherein a value of the variable delay is based on noise affecting the transmission of data between a DTE and the receiver.
- The system of claim 50, wherein a value of the variable delay is three bauds.
- 1 57. An interleaved generalized convolutional decoder, comprising:
 - (a) a metric calculator, the metric calculator being capable of receiving an encoded input, the encoded input being a symbol encoded by an interleaved generalized convolutional encoder;
 - (c) a variable plurality of metric memory elements, the metric calculator configured to produce an output based on metrics associated with the encoded input, the metrics being based on previous states associated with the encoded input, the previous states being stored in the metric memory element associated with the encoded input;
 - (d) a variable plurality of path memories;
- 10 (e) a trellis decoder, the trellis decoder configured to determine a final state 11 and a decoded databit based on the encoded input, the output of the metric calculator, and 12 the path memory associated with the encoded input.
- The decoder of claim 57, wherein the encoded input is a PAM symbol.
- The decoder of claim 57, wherein the variable plurality of metric memories is determined by a receiver.

- 1 60. The decoder of claim 59, wherein the receiver dynamically determines the variable plurality of metric memories.
- 1 61. The decoder of claim 60, wherein the receiver dynamically determines the variable plurality of metric memories based on the quality of a transmission path between a transmitter and the receiver.
- 1 62. The decoder of claim 60, wherein the receiver dynamically determines the 2 variable plurality of metric memories based on noise affecting the transmission of data 3 between a DTE and the receiver.
- 1 63. The decoder of claim 57, wherein the three metric memories are used.
- 1 64. The decoder of claim 57, wherein the variable plurality of metric 2 memories is determined by a receiver.
- 1 65. The decoder of claim 57, wherein the decoder is implemented with 2 software that is executed with a processor.
- 1 66. The decoder of claim 57, wherein the decoder is implemented with 2 firmware.

1	67.	An interleaved generalized convolutional decoder, comprising:	
2	(a)	a subdecoder, capable of receiving an encoded input, the encoded input	
3	being a sym	abol encoded by an interleaved generalized convolutional encoder, the	
4	subdecoder including:		
5		(i) a metric calculator;	
6		(ii) a metric memory element, the metric calculator configured to	
7		produce an output based on metrics associated with the encoded input, the	
8		metrics being based on previous states associated with the encoded input,	
9		the previous states being stored in the metric memory element;	
10		(iii) a path memory; and	
11		(iv) a trellis decoder, the trellis decoder configured to determine a final	
12		state and a decoded databit based on the encoded input, the output of the	
13		metric calculator, and the path memory associated with the encoded input;	
14		and	
15	(b)	a variable plurality of symbol memories; and	
16	(c)	a switching system, the switching system configured to select the	
17	memories sec	quentially based on the level of interleaving associated with the encoded	
18	input.		
1	68.	The decoder of claim 67, wherein the variable plurality of symbol	

- 1 68. The decoder of claim 67, wherein the variable plurality of symbol 2 memories are shift registers.
- 1 69. The decoder of claim 67, wherein the encoded input is a PAM symbol.
- 1 70. The decoder of claim 67, wherein the variable plurality of symbol 2 memories is determined by a receiver.

- 1 71. The decoder of claim 70, wherein the receiver dynamically determines the variable plurality of symbol memories.
- The decoder of claim 70, wherein the receiver dynamically determines the variable plurality of symbol memories based on the quality of a transmission path between a transmitter and the receiver.
- The decoder of claim 70, wherein the receiver dynamically determines the variable plurality of symbol memories based on noise affecting the transmission of data between a DTE and the receiver.
- The decoder of claim 67, wherein three symbol memories are used.
- The decoder of claim 67, wherein the decoder is implemented with software that is executed with a processor.
- The system of claim 67, wherein the decoder is implemented with firmware.